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We observed the spectrum of quantum levels on series-connected double single-electron transistors (DSETs). The DSETs, composed of
double quantum dots are formed with lateral confinements on the silicon-on-insulator substrate. To characterize DSETs, the electrical
measurements were carried out at the base temperature of 22mK by using a dilution refrigerator. The estimated energy spacing from the
measurement characteristics agreed with the values from the geometrically defined quantum dots size. These results exhibit the significant
potential of DSETs as a readout device for two charge quantum bits (qubits). # 2008 The Japan Society of Applied Physics
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emiconductor-based double quantum dots (DQDs)
have been extensively studied as attractive candi-
dates for charge quantum bits (qubits) due to their
scalabilities. Initially, DQDs were studied by means of
surface gates depletion on the two-dimensional electron gas
of GaAs:AlGaAs hetero-structures below the temperature of
1K. 1–5) In contrast, silicon-based DQDs are more promising
candidates for charge qubits because of the absence of
piezoelectric electron-phonon coupling, acoustic mismatch
of the amorphous oxide surrounding silicon dots, and the
eﬀect of phonon localization.5–7) However, compared with
GaAs-based DQDs, the number of research on silicon double
DQDs below 1K is quite small regardless of their unique
properties and their compatibilities with the existing large-
scale integration silicon process. In a silicon-based substrate,
resonant tunneling has recently been observed by using
accidentally fabricated parasitic dots in a thin silicon-on-
insulator (SOI) layer (10nm).6) In contrast, in lateral
conﬁnement-induced quantum dots, capacitance values are
controlled by the device geometrical structures.8) The device
shown here deﬁnes quantum dots by lateral conﬁnements
that act as tunnel barriers through SOI technology.
For the readout of extremely small charge polarizations of
DQDs, single-electron transistors (SETs) have been exten-
sively used9,10) because of their ultra-high charge sensitivity.
The theoretical limit of charge sensitivity for a SET is about
1   10 6 eHz 1=2.11) Recently, a research on series-con-
nected double dots transistor as a readout for adjacent double
charge qubits has been proposed and actively studied by
our research group.12) This readout is called double SETs
(DSETs) because of the series connection of two SETs. In
this work, we report the observation of spectroscopy for
quantum levels on the silicon DSETs.
The DSETs were fabricated using a SOI substrate with an
initial SOI thickness of 100nm and buried-oxide (BOX)
thickness of 200nm. Phosphorous at the concentration of
1019 cm 3 was doped into the SOI layer. The initial SOI
layer thickness was reduced to 40nm by repeated thermal
oxidation and wet etching. After the thinning process, nega-
tive resist RD-2000N was coated for electron-beam (EB)
direct writing because RD-2000N shows good sensitivity to
EB exposure and oﬀers good etching resistance and simple
handling.13) The device pattern on the resist was transferred
to the SOI layer by using electron cyclotron resonance
reactive ion etching (ECR-RIE), followed by thermal
oxidation at 1000  C for 20min to reduce the dots size
and to passivate the surface states. A scanning electron
micrograph image of DSETs is shown in Fig. 1(a). The
bright and the dark regions indicate the SOI and the BOX
layers, respectively. Double quantum dots with two SET
gates (G1, G2) and ﬁve qubit control gates (G3–G7) are
shown in Fig. 1(a). In the reported results of this paper, qubit
control gates are always grounded during the measurement.
In the future, double qubits composed of DQDs will be
integrated at the positions marked by dotted circles.10,12) The
equivalent circuit of the DSETs is shown in Fig. 1(b). The
ﬁnal oxidation led to the resulting Si dots core diameter of
approximately 55nm.
The electrical measurements were carried out at the base
temperature of 22mK. The eﬀective electron temperature
was estimated to be about 0.2K. Voltages to the terminals
were applied by using HP 3245A and Keithley Quad
Voltage Source 213. The SET current was measured by
using the Toyo Corp. current ampliﬁer with its output
connected to the HP 34401A digital multi-meter. At an ultra
low temperature, the voltage drop in Si leads should be
considered. We extracted the eﬀective source–drain voltage
VDSeff, deﬁned as the voltage drop between the leftmost and
the rightmost tunnel barriers, by measurements at diﬀerent
temperatures. Figure 2(a) shows the contour plot of ID as a
function of VG1 and VG2 at VDSeff ¼  7:5mV. In the gray
scale plot, the absolute value of the current decreases from
the dark region to the white region. In this measurement
result, in every point, two triangle conductive regions
coexist, indicating the sequential tunneling transport through
the DQDs.2) From this measurement characteristic, the total
capacitances of the left dot (Dot 1) and the right dot (Dot 2)
and the interdot capacitance were extracted to be CC1 ¼
16aF and CC2 ¼ 12aF, and CCm ¼ 3:1aF, respectively. The
corresponding charging energies are EC1 ¼ 10meV, EC2 ¼
14meV, and interdot coupling energy ECm ¼ 2:7meV.
Additionally, gate capacitances CG1D1 ¼ 0:75aF, CG1D2 ¼
0:50aF, CG2D2 ¼ 0:80aF, and CG2D1 ¼ 0:70aF were also
extracted from the measured double dot stability charac-
teristics. At 4.2K, similar stability characteristics were
observed and the extracted gate capacitances of the dots
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this consistency in the device characteristics at diﬀerent
temperatures, the origin of the dots is attributed to the
well-deﬁned geometrical lateral conﬁnements. But in the
case of dopant-induced dots, the dots are formed by random
dopant potential ﬂuctuations with respect to the Fermi
energy.14) Characteristics of the DSETs composed of dopant-
induced dots are considered to change complicatedly
with the temperature, because the conﬁgurations and the
number of dopant-induced dots change with the temperature.
Furthermore, the gate capacitances are considered to be
diﬀerent among the fabricated DSETs if the dots are formed
by random dopant potential ﬂuctuations. The extracted gate
capacitances of the device in this paper are in the same order
with the geometrically deﬁned double dots reported in
ref. 12. So, the possibility of the dopant-induced dots is
ruled out. Figure 2(b) shows the result of the equivalent
circuit simulation of the DSETs. The simulation revealed
triangle-shaped characteristics that were apparently repro-
duced by implementing the above mentioned values into the
equivalent circuit model as shown in Fig. 1(b).
A ﬁne sweep across the charge triple points is shown in
Fig. 3(a). In this measurement, the primary sweep was done
with the gate G1. This gray scale plot displays the values
of diﬀerential conductance (@IDS=@VG1) as a function of
VG1 and VG2 for VDSeff ¼  8:5mV. Fine structures in the
triangle-shaped region are clearly visible. Figure 3(b) blows
up the square region marked in Fig. 3(a) and ID–VG1
characteristic along the dotted line in the (@IDS=@VG1) plot.
The current peaks in ID–VG1 plot are located between high
diﬀerential conductive peaks in the triangle-shaped region in
the (@IDS=@VG1) plot. These current peaks and (@IDS=@VG1)
peaks are caused by the resonant tunneling through DQDs.
These (@IDS=@VG1) peaks can be used to detect charge
polarizations for double qubits integrated in the future.
In reality, it is complicated and diﬃcult to take into the
consideration every transition between all states of the Nth
electron and all states of the (N þ 1)th electron in each dot.
Given that all the level intervals are the same for two dots,
the energy spacing was estimated to be 0.5meV. This value
is in good agreement with the value 0.6meV estimated from
the dots diameter of 55nm. Interestingly, a number of ﬁne
structures were successfully observed. This result is ascribed
to resonant tunneling from more than one of the excited
states or the ground state in the right dot to more than one of
the excited states or the ground state in the left dot. This
indicates the electron tunneling from the right dot to the left
dot before relaxations to the lower levels. Current in the
oﬀ-resonant conditions are attributed to resonant tunneling
broadening and inelastic tunneling. Inelastic tunneling Iinel
is given by Iinel ¼ e½  1
L þ   1
i þ   1
R   1 where  L ( R)i s
tunnel couplings between the left dot (right dot) and the
source (drain) electrode, and  i is the inelastic rate from a
(a)
(b)
Fig. 2. (a) Stability diagram of the DSETs by sweeping VG1 for
different values of VG2 at VDSeff ¼  7:5mV. Qubit control gates (G3–
G5) are grounded during the measurement. (b) The result of the
equivalent circuit simulation. A triangle-shaped characteristic is clearly
reproduced.
(a)
(b)
Fig. 1. (a) Scanning electron micrograph image of DSETs with qubit
control gates. The bright and dark regions indicate the SOI and
the BOX layers, respectively. The fabricated device is structured with
double quantum dots (DQDs), two SET gates (G1, G2) and five qubit
control gates (G3–G7). In the future, double qubits composed of
DQDs will be integrated at the positions marked by dotted circles.
(b) The equivalent circuit for DSETs.
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much smaller than  L and  R, then Iinel ¼ e i.  i is 3:0  
106 Hz at most, estimated from the oﬀ-resonance current
Ioff   0:48pA at VG1 ¼ 0:835Vi nID–VG1 plot. Because
of the present device geometry [Fig. 1(a)], the interdot
tunneling rate at resonance  LR is considered to be smaller
than  L and  R, and is dominant so that  LR   3:6   106 Hz
can be estimated from the resonant current 0.58pA at
VG1 ¼ 0:843V in the ID–VG1 plot. This inelastic tunneling
rate is quite small compared with GaAs DQDs.3) Finally, the
peak-to-valley current ratio is evaluated to be 1.2. Although
the resonant tunneling is still not clear on the present stage,
this characteristic can be explicit via the reduction of dot
size and electron temperature by improving measurement
setup. Through this kind of eﬀort, bonding states and anti-
bonding states in qubits could also be detected by measuring
the current through quantum states in the DSETs.
In conclusion, we observed the spectrum of quantum
levels for the silicon DSETs composed of DQDs. The
quantum dots were not attributed to the random ﬂuctuation
of the dopants potential, but to the well-deﬁned lateral
conﬁnement even at the dilution base temperature of 22mK.
The estimated level spacing in the quantum dots from the
measured characteristics was also in agreement with the
value from the quantum dot size. The estimated inelastic
tunneling rate between the dots was less than 3:0   106 Hz,
which is quite small compared with GaAs-based DQDs. The
observed diﬀerential conductance peaks can be used to
detect double qubits integrated in the future.
Acknowledgment The authors would like to thank M. Manoharan
and G. Yamahata for their helpful dissections and M. Shimizu for the
discussions on the measurements. This work is partly supported by a Grant-
in-Aid for Scientiﬁc Research (No. 19206035) from the Ministry of
Education, Culture, Sports, Science and Technology, Japan.
1) R. H. Blick, R. J. Haug, J. Weis, D. Pfankuche, K. v. Klitzing, and K.
Eberl: Phys. Rev. B 53 (1996) 7899.
2) W. G. van der Wiel, S. De Franceshi, J. M. Elzerman, T. Tarucha, and
L. P. Kouwenhoven: Rev. Mod. Phys. 75 (2003) 1.
3) T. Hayashi, T. Fujisawa, H. D. Cheong, Y. H. Jeong, and Y. Hirayama:
Phys. Rev. Lett. 91 (2003) 226804.
4) H. W. Liu, T. Fujisawa, T. Hayashi, and Y. Hirayama: Phys. Rev. B 72
(2005) 161305.
5) T. Fujisawa, T. H. Oosterkamp, W. G. van der Wiel, B. W. Broer, R.
Aquado, S. Tarucha, and L. P. Kouwenhoven: Science 282 (1998) 932.
6) H. W. Liu, T. Fujisawa, Y. Ono, H. Inokawa, A. Fujiwara, K.
Takashina, and Y. Hirayama: Phys. Rev. B 77 (2008) 073310.
7) H. Benisty: Phys. Rev. B 51 (1995) 13281.
8) Y. Kawata, M. A. H. Khalafalla, K. Usami, Y. Tsuchiya, H. Mizuta,
and S. Oda: Jpn. J. Appl. Phys. 46 (2007) 4386.
9) J. Gorman, D. Hasko, and D. A. Williams: Phys. Rev. Lett. 95 (2005)
090502.
10) M. G. Tanner, E. G. Emiroglu, D. G. Hasko, and D. A. Williams:
Microelectron. Eng. 78 (2005) 195.
11) A. N. Korotkov: Phys. Rev. B 49 (1994) 10381.
12) Y. Kawata, S. Nishimoto, Y. Tsuchiya, S. Oda, and H. Mizuta:
presented at Solid State Devices and Materials 2007, Int. Conf. 2007.
13) A. Dutta, S. P. Lee, Y. Hayafune, and S. Oda: J. Vac. Sci. Technol. B
18 (2000) 2857.
14) G. J. Evans, H. Mizuta, and H. Ahmed: Jpn. J. Appl. Phys. 40 (2001)
5837.
(a)
(b)
Fig. 3. (a) A fine sweep across the charge triple points. In this
measurement, primary sweep was done with the gate G1. This gray
scale plot displays the values of differential conductance (@IDS=@VG1)
as a function of VG1 and VG2 for VDSeff ¼  8:5mV. Fine structures in
the triangle-shaped region are clearly visible. (b) The square region
marked in Fig. 3(a) and ID–VG1 characteristic along the dotted line in
the (@IDS=@VG1) plot are shown. The current peaks in ID–VG1 plot are
located between differential conductive peaks in the triangle-shaped
region in (@IDS=@VG1) plot. These current peaks are caused by the
resonant tunneling through DQDs.
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